[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?

To: openrisc@opencores.org
Subject: Re: [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?
From: Marko Mlinar <markom@opencores.org>
Date: Thu, 26 Sep 2002 08:21:14 +0200
In-Reply-To: <001701c264f9$b6c4cba0$587457c6@zhangyong>
References: <005601c263a1$61f18d60$6400a8c0@private.net> <200209250853.59881.markom@opencores.org> <001701c264f9$b6c4cba0$587457c6@zhangyong>
Reply-To: openrisc@opencores.org
Sender: owner-openrisc@opencores.org
User-Agent: KMail/1.4.1

On Thursday 26 September 2002 03:11, Zhangyong wrote:
> Hi Marko
>
>     when debug one SoC using wishbone, access the wishbone bus is very
> useful. Can using gdb for or1k read or write the address space of SoC ? If
> can, how?
see official gdb spec.

--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml

Follow-Ups:
- Re: [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?
  - From: "Zhangyong" <zhangyong@nari-relays.com>

References:
- [openrisc] Re: JTAG Proxy
  - From: Marko Mlinar <markom@opencores.org>
- [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?
  - From: "Zhangyong" <zhangyong@nari-relays.com>

Prev by Date: Re: [openrisc] The documention of or1ksim/gdb is few!
Next by Date: Re: [openrisc] Is the or1ksim not able to the mem_ctrl power-on boot?
Prev by thread: [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?
Next by thread: Re: [openrisc] Can gdb for or1k read/write the address of WISHBONE SOC bus ?
Index(es):
- Date
- Thread