Hi Marko when debug one SoC using wishbone, access the wishbone bus is very useful. Can using gdb for or1k read or write the address space of SoC ? If can, how? Thanks! zhy -- To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml