[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[openrisc] CAN Interface for Flex10K

To: <openrisc@opencores.org>
Subject: [openrisc] CAN Interface for Flex10K
From: "Manuk Shmeyan" <s_manuk@freenet.am>
Date: Tue, 29 Oct 2002 20:42:13 +0400
References: <Pine.GSO.4.44.0210281115270.9223-100000@step.polymtl.ca> <3B78D9A9.370EF059@opencores.org>
Reply-To: openrisc@opencores.org
Sender: owner-openrisc@opencores.org

Hi!
I work on CAN interface. Has anybody wrote Verilog code, or had any
experience?


--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml

References:
- [openrisc] clueless regarding or1ksim/testbench
  - From: Richard Prescott <rip@step.polymtl.ca>
- Re: [openrisc] clueless regarding or1ksim/testbench
  - From: Simon Srot <simons@opencores.org>

Prev by Date: Re: [openrisc] [PATCH] Would you like to have UART0 in a xterm ?
Next by Date: Re: [openrisc] [PATCH] Would you like to have UART0 in a xterm ?
Prev by thread: Re: [openrisc] clueless regarding or1ksim/testbench
Next by thread: [openrisc] RE:data cache in or1ksim
Index(es):
- Date
- Thread