[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] can/rtl/verilog can_fifo.v

CVSROOT:	/home/oc/cvs
Module name:	can
Changes by:	mohor	03/08/20 11:59:54

Modified files:
	rtl/verilog    : can_fifo.v 

Log message:
	Artisan RAM fixed (when not using BIST).

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml