[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [openrisc] l.mtspr instruction

To: openrisc@opencores.org, María Bolado <mbolado@teisa.unican.es>
Subject: Re: [openrisc] l.mtspr instruction
From: Marko Mlinar <markom@opencores.org>
Date: Wed, 18 Dec 2002 14:08:56 +0100
In-Reply-To: <001401c2a692$7db6c040$67bb90c1@becagim7>
References: <001401c2a692$7db6c040$67bb90c1@becagim7>
Reply-To: openrisc@opencores.org
Sender: owner-openrisc@opencores.org
User-Agent: KMail/1.4.1

On Wednesday 18 December 2002 13:39, María Bolado wrote:
> Another question ;)
> The description of the l.mtspr instruction does not match with the 32-bit
> implementation: Description:
> The contents of general-purpose register rB are moved into the special
> register identified by the bit-wise logical OR of general-purpose register
> rA and the immediate value.
>
> 32-bit Implementation:
> spr(rB OR Immediate) < - rA[31:0]
>
>
>
> Could you tell me what is the correct reference?
or1ksim or or1200 RTL

Can you please change this description in gen_or1kisa?

Marko

--
To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml

References:
- [openrisc] l.mtspr instruction
  - From: María Bolado <mbolado@teisa.unican.es>

Prev by Date: Re: [openrisc] Field CWS in ICCFGR
Next by Date: [openrisc] Power Management Unit
Prev by thread: [openrisc] l.mtspr instruction
Next by thread: [openrisc] Field CWS in ICCFGR
Index(es):
- Date
- Thread